

TITLE OF THE INVENTION

SEMICONDUCTOR DEVICE, SEMICONDUCTOR WAFER,  
SEMICONDUCTOR MODULE, AND A METHOD OF MANUFACTURING  
SEMICONDUCTOR DEVICE

5

BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor device comprising <sup>a</sup> chip size package <sup>of the type used</sup> <sup>a</sup> ~~(using)~~ for high density mounting module, <sup>a</sup> multichip module, and the like, a method  
10 of manufacturing <sup>the</sup> same, and to <sup>a</sup> semiconductor wafer ~~(using)~~ <sup>used</sup> for manufacturing the semiconductor device.

Currently, in accordance with <sup>the current trend toward</sup> making electronic devices <sup>while retaining a</sup> small ~~(and)~~ high performance, semiconductor devices used therein are required to <sup>have a</sup> ~~(be)~~ high integration, <sup>a</sup> high  
15 density, and <sup>to have a</sup> fast ~~(in a)~~ processing <sup>speed</sup> ~~(velocity)~~.

Corresponding to <sup>such a</sup> ~~(the)~~ requirement, ~~(implementing)~~ <sup>the</sup> ~~methods of~~ <sup>manufacture of</sup> semiconductor devices have been changed from <sup>the</sup> pin insertion type to <sup>a</sup> surface implementing method for increasing <sup>the</sup> implementing density ~~(i)~~; and, in order to  
20 <sup>accomodate an</sup> ~~(correspond to)~~ increasing ~~(the)~~ number of pins, packages, such as <sup>a</sup> ~~(from)~~ DIP (Dual Inline Package) <sup>a</sup> ~~(to)~~ QFP (Quad Flat Package), <sup>a</sup> PGA (Pin Grid Array), and the like, have been developed.

However, implementation of the QFP is becoming difficult <sup>because of the</sup> ~~(in accordance with)~~ increasing ~~(the)~~ number of pins, <sup>since the</sup> ~~(because)~~ connecting leads with <sup>the</sup> implementing substrate are concentrated at <sup>can be</sup> periphery of the package, and the lead itself is thin and readily deformed. The PGA is  
25 disadvantageous in <sup>a</sup> high density implementation, because <sup>the</sup>

increasing processing velocity is difficult<sup>to attain</sup> electrically,  
 since terminals of the PGA for connecting with<sup>the</sup> implementing  
 substrate are slender and<sup>are</sup> concentrated<sup>so as to be</sup> extremely<sup>close to</sup> each  
 other, and surface implementation is impossible, since the  
 5 PGA<sup>package</sup> is a pin insertion type.

Recently, in order to solve the above problems and to  
 realize a semiconductor device [corresponding to] <sup>having an</sup>  
 [increased] processing velocity, <sup>a</sup> BGA (Ball Grid Array), <sup>package</sup> has  
 been developed. The BGA<sup>package</sup> comprises a stress buffer layer  
 10 between semiconductor chips and a substrate whereon  
 circuits are formed, and bump electrodes, which are  
 external terminals, <sup>on the</sup> [at] implementing substrate side of the  
 substrate whereon circuits are formed (US Patent  
 5,148,265). <sup>A</sup> [The] package having <sup>a</sup> [the] BGA structure is  
 15 readily implemented <sup>the</sup> on surface, because deformation of the  
 leads, such as QFP, <sup>occurs in a</sup> [is] not <sup>does</sup> [occurred], since the terminals for  
 connection with<sup>the</sup> implementing substrate <sup>are provided in the form of</sup> [is] ball-shaped  
 solders, and <sup>the</sup> [a] pitch between the terminals can be [taken]  
 wide, since the terminals<sup>are</sup> dispersed <sup>on</sup> all through the  
 20 implementing plane. Furthermore, because the length of  
 the bump electrode, i.e. the external terminal, is short  
 in comparison with the PGA<sup>package</sup>, <sup>the</sup> inductance component is small, <sup>the</sup>  
 signal velocity is fast, and it is possible to [correspond]  
<sup>accommodate</sup> [to] the requirement to increase<sup>the</sup> processing velocity.

25 On the other hand, JP-A-8-172,159 (1996) discloses LOC  
 (Lead On Chip) package, which comprises a cross sectional  
 composition<sup>formed</sup> of sealing material/chip/protecting  
 film/sealing material, as <sup>a</sup> [the] chip provided with <sup>a</sup> [the]

protecting film. The protecting film increases <sup>the</sup> adhesion of the chip with the sealing material, <sup>at the same time,</sup> and protects the chip from <sup>damage</sup> ~~(damages)~~ <sup>a</sup> by pick up pin, concurrently.

JP-A-7-135189 (1995) discloses an invention relating  
 5 to <sup>a</sup> wafer adhesion sheet for manufacturing semiconductor devices <sup>having a</sup> of LOC structure. The wafer adhesion sheet is ~~(used)~~ <sup>used</sup> as a protecting film until the chip is mounted in a package <sup>during the</sup> (in a) process for manufacturing the semiconductor.

Recently, in accordance with widespread <sup>used</sup> ~~(used)~~ of  
 10 portable information terminals, <sup>a decrease in</sup> ~~(decreasing)~~ size and high density mounting of semiconductor devices are required. Therefore, <sup>a</sup> CSP (Chip Scale Package), the package size of which is almost <sup>the</sup> same as chip, has been developed. <sup>A</sup> ~~(The)~~ CSP of various types <sup>has been</sup> ~~(are)~~ disclosed in "Nikkei Micro Device"  
 15 p38-p64, published by Nikkei BP Co. (February, 1998). <sup>A</sup> ~~(Those)~~ CSP <sup>is typically</sup> ~~(are)~~ manufactured by the steps of: adhering semiconductor chips, which has been cut <sup>into</sup> ~~(to)~~ respective pieces, onto a polyimide substrate or ceramic substrate, whereon <sup>a</sup> circuit layer is formed; <sup>connecting</sup> ~~(connecting)~~ electrically  
 20 the circuit layer with the semiconductor chip by a method such as wire bonding, single point bonding, gag bonding, bump bonding, and <sup>the like</sup> ~~(others)~~; sealing the connecting portion with <sup>a</sup> resin; and forming external terminals, such as solder bumps. <sup>P</sup> JP-A-9-232256 (1997) and JP-A-10-27827 (1998)  
 25 disclose methods of mass production of <sup>a</sup> ~~(the)~~ CSP. In accordance with <sup>these</sup> ~~(the)~~ methods, the semiconductor device is manufactured by the steps of: forming bumps on the semiconductor wafer; connecting the circuit substrate

electrically via the bumps; sealing the connecting portions with<sup>a</sup> resin; forming the external electrodes on the circuit substrate; and cutting the wafer <sup>into</sup> [to] respective pieces. The "Nikkei Micro Device" p164-p167, published by  
 5 Nikkei BP Co. (April, 1998), discloses another mass production method <sup>for</sup> [of] the CSP. In accordance with the disclosed method, the semiconductor device is manufactured by the steps of: forming bumps on the semiconductor wafer by soldering; sealing portions other  
 10 than the bumps with<sup>a</sup> resin; forming external electrodes at the bump portions; and cutting the wafer <sup>into</sup> [to] respective pieces.

Among the <sup>which are</sup> [above] CSP, assembled by adhering the semiconductor chips cut in pieces to <sup>a</sup> [the] polyimide substrate or <sup>a</sup> [the] ceramic substrate, <sup>a</sup> [the] CSP[,] wherein <sup>a</sup> [the] circuit layer is connected to the chip by wire bonding[,] becomes larger than the chip size, naturally, because the bonding area of the circuit layer is located <sup>outside</sup> [at exterior] of the chip. In <sup>the</sup> case of <sup>a</sup> [the] CSP connected by bump bonding,  
 20 the substrate becomes larger than the chip in order to prevent resin from flowing down at <sup>the time of</sup> potting, because the interval between the chip and the substrate is sealed with resin after bonding. Accordingly, <sup>occurred in</sup> [there was such] a problem <sup>such a</sup> that the package size of <sup>a</sup> [these] CSP became larger  
 25 than the chip.

<sup>A</sup> [The] CSP using <sup>experienced</sup> [the] chips cut in pieces had such a problem <sup>to manufacture</sup> in that <sup>it</sup> [the CSP] took a long time <sup>in manufacturing</sup> the semiconductor device, because, after dicing the chips,

each (of) respective chip must be located correctly on the substrate, adhered thereon, connected electrically, and sealed.

5 The<sup>A</sup> CSP using (the)<sup>a</sup> resin substrate, such as, polyimide<sup>a substrate made of</sup> and the like, as the circuit layer had (such)<sup>in</sup> a problem, that water, absorbed in the package at re-flowing when the package was provided onto the mounting substrate, was expanded and failures, such as bubble formation and peeling off, were generated, because the chip was adhered with an  
10 adhering agent.

The<sup>A</sup> CSP, which was manufactured by the steps of: forming bumps on the semiconductor wafer; connecting the semiconductor wafer with the substrate; sealing the interval between the substrate and the semiconductor wafer  
15 with<sup>a</sup> resin; forming the external electrodes; and cutting (off) the semiconductor wafer<sup>into</sup> (to) respective pieces; had (such) a problem<sup>of warping</sup> (as warp) of the semiconductor wafer and the semiconductor device<sup>due to</sup> (by) curing shrinkage, because the resin layer was formed<sup>on</sup> only one side of the wafer.

20 Additionally, except<sup>for</sup> the wire bonding type CSP, many of the CSP have an exposed plane, which is (in reverse of)<sup>opposite to</sup> the plane whereon the circuits are formed<sup>on</sup> (of) the chip.

Therefore, there was a problem<sup>in that</sup> (to generate) failures, such as cracks at edge of the chip, and (damages at) the rear<sup>damage to</sup> plane<sup>were generated</sup> (by) falling down during transportation<sup>occurred due to the package</sup> (of the package)<sup>and handling thereof,</sup>  
25 (and handling) such as (picking) up during mounting operation.<sup>when the package is picked up a</sup>

#### SUMMARY OF THE INVENTION

In consideration of the above circumstances, one of the objects of the present invention is to provide semiconductor devices and <sup>a</sup> semiconductor wafer<sup>[;]</sup>, wherein the package size is <sup>the</sup> (as) same as the chip size, and failures in appearance, such as warp and <sup>damage</sup> [damages] are scarcely generated<sup>[;]</sup>, and to provide a method of manufacturing the same.

<sup>Another object</sup> [Other one of the objects] of the present invention is to provide to provide semiconductor devices and <sup>a</sup> semiconductor wafer<sup>[;]</sup>, the package size of which is <sup>the</sup> (as) same as the chip size, <sup>and which has a</sup> superior <sup>in which</sup> [in] mounting reliability and mass producibility, and failures in appearance, such as warp and <sup>damage,</sup> [damages], are scarcely generated<sup>[;]</sup>, and to provide a method of manufacturing the same.

The gist of the present invention to achieve the above objects is featured by <sup>a</sup> [the] semiconductor device comprising a semiconductor chip, a stress relaxing layer provided on <sup>a</sup> <sup>of the semiconductor chip</sup> [the] plane<sup>[;]</sup> whereon the circuit and electrodes are formed, <sup>[of the semiconductor chip,]</sup> a circuit layer formed on the stress relaxing layer and connected to the electrodes, and external terminals provided on the circuit layer. <sup>The semiconductor device</sup> <sup>a</sup> [;] further comprises an organic protecting film provided on <sup>opposite</sup> [the] plane <sup>contrary</sup> to the stress relaxing layer of the semiconductor chip.

<sup>Another</sup> <sup>resides</sup> [Other] feature of the present invention <sup>a</sup> [is] in <sup>of the semiconductor chip</sup> [the] semiconductor device comprising a semiconductor chip, a porous stress relaxing layer provided on <sup>a</sup> <sup>of the semiconductor chip</sup> [the] plane<sup>[;]</sup> whereon the circuit and electrodes are formed, <sup>[of the semiconductor]</sup> [chip,] a circuit layer formed on the stress relaxing layer

and connected to the electrodes, and external terminals provided on the circuit layer<sup>. The semiconductor chip</sup> further comprises an organic protecting film provided on<sup>a</sup> the plane<sup>opposite</sup> [reverse] to the stress relaxing layer of the semiconductor chip, and respective

5 [of] side planes of the stress relaxing layer, the semiconductor chip, and the organic protecting film (is)<sup>are</sup> exposed outside on a same plane.

<sup>Another</sup> [Other] feature of the present invention<sup>resides</sup> (is) in the<sup>a</sup> semiconductor device comprising a semiconductor chip, a porous stress relaxing layer provided on<sup>a</sup> the plane<sup>of the semiconductor chip</sup> whereon the circuit and electrodes are formed [of the semiconductor chip], a circuit layer formed on the stress relaxing layer and connected to the electrodes, an anisotropic conductor for electrical connection provided between the electrodes

10 on the semiconductor chip and the circuit layer, external terminals provided at designated locations on the circuit layer in a grid array shape<sup>(i)</sup> and an organic protecting film provided on<sup>a</sup> the plane<sup>opposite</sup> [reverse] to the plane<sup>of the semiconductor chip</sup> whereon the circuit and the electrodes are mounted [of the

15 (semiconductor chip)<sup>and</sup>; wherein, respective (of) side planes of the stress relaxing layer, the semiconductor chip, and the organic protecting film (is)<sup>are</sup> exposed outside on (a)<sup>the</sup> same plane.

<sup>Another</sup> [Other] feature of the present invention<sup>resides</sup> (is) in the<sup>a</sup> semiconductor wafer comprising<sup>a</sup> plurality of chip areas, each of which comprises<sup>a</sup> circuit and electrodes; <sup>a</sup> a stress relaxing layer provided on<sup>a</sup> the plane<sup>(i)</sup> whereon the circuit and electrodes in the chip area are formed; a circuit layer

25

formed on the stress relaxing layer and connected to the electrodes; <sup>and</sup> external terminals provided on the circuit layer; <sup>a</sup> further comprises <sup>opposite</sup> an organic protecting film provided on <sup>a</sup> the plane <sup>a</sup> reverse to the stress relaxing layer

5 in the chip area.

<sup>Another</sup> <sup>resides</sup> feature of the present invention <sup>a</sup> is in <sup>a</sup> the method <sup>a</sup> for manufacturing semiconductor device comprising the steps of: forming <sup>a</sup> the stress relaxing layer on <sup>a</sup> the plane, whereon <sup>a</sup> the circuit and electrodes are formed, of the <sup>a</sup> in a respective chip area of <sup>a</sup> the semiconductor wafer; forming an organic protecting film on <sup>a</sup> the plane <sup>opposite</sup> reverse to the plane, whereon the electrodes are formed, of the respective chip area; forming via-holes in the stress relaxing layer on the chip area; forming conductors in the via-holes; forming <sup>a</sup> circuit on the stress relaxing layer; forming <sup>a</sup> the external terminals on the circuit layer; and cutting the chip area, the substrate having the circuit, and the organic protecting film at the same plane so as to <sup>a</sup> provide minimum units for operating the semiconductor device

10 15 20 obtained by the cutting.

On the semiconductor wafer <sup>according to</sup> disclosed in the present invention, <sup>a</sup> plurality of chip areas are arranged regularly; the chip area <sup>provides a</sup> is the minimum unit circuit for operating the semiconductor device, comprising semiconductor

25 circuits such as logic, <sup>a</sup> memory, <sup>a</sup> gate array, and the <sup>like</sup> others, and the electrodes for input/output of electric signals <sup>to the</sup> with outside the semiconductor wafer. The electrodes of the semiconductor device are arranged in a manner indicated



in FIG. 11.

In accordance with the present invention, the substrate provided with <sup>a</sup>(the) circuit layer is composed of <sup>a</sup>(the) porous stress relaxing layer and the circuit layer, whereon the circuits are formed. The porous body is composed of a body comprising a structure of continuous bubbles having many fine pores inside, or a three dimensional <sup>network</sup>(net work) structure having <sup>a</sup>breathing property. The porous body is formed by any one of: a track etching method, wherein the member is irradiated by neutrons and etched by a chemical agent; a drawing method, wherein <sup>a</sup>crystalline polymer is heated or plasticized with a plasticizer, and, subsequently, the crystalline polymer is drawn; a dissolution layer separating method, wherein a solvent having <sup>a</sup>different solubility depending on temperature is used; an extraction method, wherein a polymer is mixed with an inorganic salt, silica, and <sup>other materials</sup>(others) uniformly, and after forming a film, only the inorganic salt, and silica are extracted; a layer transferring method, wherein a polymer, a good solvent, and a poor solvent are mixed together, and after forming a film, only the good solvent is evaporated; and <sup>other methods</sup>(others). Additionally, <sup>a</sup>non-woven fabric, a sheet of which is formed by a paper machine using polymers polymerized in a solvent in a fibrous state, is included. The <sup>term</sup>breathing property <sup>refers to</sup>(means) a phenomenon <sup>in which</sup>(that) a gas, such as steam, air, and <sup>other gas</sup>(others) passes through the porous body via fine pores existing inside the porous body.

In accordance with the present invention, the linear expansion coefficient of the protecting film is preferably close to the linear expansion coefficient of the adhesion layer for adhering the stress relaxing layer <sup>to</sup> ~~(with)~~ the semiconductor chip. The warp of the semiconductor chip and the semiconductor wafer by thermal stress can be prevented by making the difference of the linear expansion coefficient of the organic protecting film from those of the stress relaxing layer and the adhesion layer small.

10 <sup>the thickness</sup> ~~(Thickness)~~ of the protecting film is <sup>greater</sup> ~~[thicker]~~ <sup>th</sup> ~~than~~ thickness of passivation film, such as PIQ formed on the plane, whereon the circuits are formed, and thinner than the thickness of the chip. After back grinding the rear plane of the wafer, the protecting film can be formed by adhering a sheet

15 of the protecting film to the back ground plane of the semiconductor wafer, or coating the plane with a varnish made of the protecting film material by <sup>a</sup> spin coating method. The protecting film is adhered tightly to the wafer. The protecting film is desirably colored with black for

20 shielding light.

In accordance with the present invention, the porous relaxing layer can be made of polycarbonate, polyester, aromatic polyester, polytetrafluoroethylene, polyethylene, polypropylene, polyvinylidene fluoride,

25 cellulose acetate, polysulfone, polyacrylonitrile, polyamide, aromatic polyamide polyimide, aromatic polyimide, and their compounds. A part of the relaxing layer may be formed of a photosensitive material. The

relaxing layer is more porous than the protecting film.

The circuit layer can be formed with any of gold, copper, aluminum, and these conductors, the outer surface of which<sup>is</sup> plated with gold. [These]<sup>this</sup> circuit layer can be the

5 insulating substrate, whereon the circuits are formed with one of these conductors. The insulating substrate is desirably made of engineering plastics superior in heat resistance and mechanical characteristics, such as polyimide and the like.

10 The circuit layer is manufactured by forming the conductor layer directly on the relaxing layer by vapor deposition or plating and the like, and, subsequently,<sup>by</sup> forming the circuits by etching the conductor layer.

Otherwise, the circuit layer can be formed by adhering the  
15 insulating substrate, whereon the circuit<sup>is</sup> (are) formed with the conductor, onto the stress relaxing layer. The adhering agent is composed of any resin of epoxy, maleimide, phenol, cyanate, polyamide, polyimide, polyamide-imide, polyester, polyolefin, polyurethane,

20 and the like, and a mixture of any of these resins with<sup>a</sup> rubber component, such as silicone rubber, nitrile-butadiene rubber, and the like. Additionally, any agent, which exerts an adhesion force by heating, drying, pressurizing, photo-irradiation, and<sup>other techniques</sup> others, can be used

25 as the adhering agent. In addition to the above compounds, the adhering agent can be a sheet, which is formed by impregnating any of the above compounds into a core material, such as<sup>a</sup> porous body, glass cloth and the like.

The substrate, whereon the circuits are formed, is adhered to the semiconductor wafer with the above adhering agent.

The circuit layer is formed by the steps of: forming the porous relaxing layer on the electrode side plane of the semiconductor wafer; and forming the conductor layer on the relaxing layer by a method such as adhesion, plating, vapor deposition, and <sup>other techniques</sup> [others]. Sometimes, the circuit layer is formed by pattern-etching the conductor layer with a designated process.

The via-hole formed between the circuit layer and the semiconductor wafer is manufactured <sup>using a</sup> (by) <sup>a</sup> laser, such as, He-Ne laser, Ar laser, YAG laser, carbon dioxide gas laser, and the like. Additionally, in some cases, the portions of the relaxing layer corresponding to the electrodes and the circuit layer of the semiconductor wafer are formed with a photosensitive material, and the via-hole is formed by exposing, developing, and etching of the photosensitive material.

The conductor portion for <sup>connecting</sup> [connecting] electrically the semiconductor wafer and the circuit layer is formed with a conductive resin made by mixing conductive fine powder, such as carbon, graphite powder, gold, silver, copper, nickel, copper plated with silver, glass plated with silver, and the like, into a resin group binder, such as <sup>a</sup> epoxy group resin, <sup>a</sup> silicone group resin, <sup>a</sup> polyimide group resin, and the like. Electrical conduction can be achieved by forming a plated film in the via hole with <sup>a</sup> metal such as copper <sup>using a</sup> (by) plating method. Additionally, the

conductive portion can be manufactured by forming a deposition film on the inner wall of the via-hole with metal such as gold, copper, and others by heating deposition or sputtering deposition in<sup>a</sup> vacuum. Other than the above method, in some<sup>cases</sup> [case], the wafer is [connected] electrically<sup>connected</sup> with the circuit layer by arranging a material having<sup>an</sup> anisotropic conduction in a direction of<sup>the</sup> thickness between the semiconductor wafer and the terminals of the circuit layer. (The)<sup>A</sup> material having anisotropic conduction is [such]  
 10 a material manufactured by forming through holes with 20 - 30  $\mu$ m pitch in an insulation film, such as polyimide and the like, and filling the through holes with a conductive material, such as copper and the like. The material is conductive only when the electrode exists at  
 15 the same position in the thickness direction, and<sup>is</sup> not conductive in the XY direction.

The external electrode to be formed on the substrate, whereon the circuit layer is formed, is a conductor [connecting] electrically<sup>connecting</sup> the semiconductor device by  
 20 melting with heating. Practically, any<sup>type</sup> of a soldering alloy containing tin, zinc, and lead, silver, copper, or gold, or these metals formed in a ball shape and coated with gold, can be used for connecting the semiconductor device by heating and melting, or contacting and vibrating  
 25 without melting. Other than these<sup>materials</sup> [material], any one of molybdenum, nickel, copper, platinum, titanium, and others, or an alloy composed of at least two of these elements, or a double film structure formed by at least

two of these elements, can be used as the terminal.

The mounting substrate used for the semiconductor module is composed of <sup>a</sup>the<sup>a</sup> conductive layer and <sup>an</sup>the<sup>a</sup> insulating layer. The insulating layer is composed of<sup>a</sup>  
 5 resin, such as epoxy, maleimide, phenol, cyanate, polyamide, polyimide, polyamide-imide, polytetrafluoroethylene, and the like, a copolymer of these <sup>resins</sup>resin, or a rubber component, such as silicone rubber, nitrile-butadiene rubber, and the like. In particular,  
 10 one of the above <sup>resins to which a</sup>resin added with <sup>is added</sup>photosensitivity, which can be made <sup>by</sup>patterning <sup>using</sup>by a process such as exposing and developing, is preferable. Furthermore, in addition to the above resin itself, the insulating layer can be formed by impregnating any of the above compounds into a core  
 15 material, such as <sup>a</sup>porous body, <sup>a</sup>glass cloth and the like.

The conductive layer is composed of <sup>a</sup>metal, such as gold, copper, aluminum, and the like. In consideration of <sup>the</sup>electrical characteristics, the mounting substrate is desirably a substrate <sup>a</sup>whereon a ground layer and a power  
 20 supply layer are provided.

In accordance with the present invention, the CSP having a package size <sup>which is the</sup>(as) same as the chip size can be provided. <sup>A</sup>The porous stress relaxing layer is used. The porous body is cut simultaneously when the semiconductor wafer is cut.  
 25 Its end plane is inevitably exposed at <sup>the</sup>side plane of the package. Therefore, absorbed moisture at reflowing in mounting is released outside passing through the porous body. Accordingly, failures such as peeling off by vapor

pressure of water can be prevented, and <sup>a</sup>the CSP having a high reliability can be provided. Because the wafer is cut altogether <sup>into</sup> pieces <sup>representing</sup> of respective <sup>units</sup> unit after assembling by wafer level, <sup>a</sup>the CSP having a preferable mass producibility can be provided. Furthermore, <sup>a</sup>the CSP <sup>can be provided</sup> wherein the warp generated by thermal stress is made small <sup>due to</sup> (by) the protecting film formed on <sup>a</sup>rear plane of the semiconductor wafer, and appearance failures, such as cracks and damages of the semiconductor chip during handling <sup>of</sup> the package, such as <sup>during</sup> transportation and <sup>positioning</sup> others <sup>will be</sup> is scarcely generated <sup>can be provided</sup>.

#### BRIEF DESCRIPTION OF THE DRAWINGS

<sup>FIGS. 1(a) to 1(i) are</sup> (FIG. 1 is a set of) schematic cross sections indicating manufacturing steps of <sup>a</sup>the semiconductor device <sup>representing</sup> in one of the embodiment of the present invention;

FIG. 2 is a perspective view of the semiconductor wafer based on the present invention <sup>as</sup> obtained by the manufacturing steps indicated in (FIG. 1, FIGS. 1(a) to 1(i);

<sup>FIGS. 3(a) to 3(h) are</sup> (FIG. 3 is a set of) schematic cross sections indicating manufacturing steps of <sup>a</sup>the semiconductor device <sup>representing another</sup> in the other embodiment of the present invention;

FIG. 4(a) is a schematic cross section and FIG. 4(b) is a perspective view showing <sup>a</sup> (FIG. 4 indicates) an example of semiconductor device <sup>representing another</sup> in the other embodiment of the present invention, and;

(indicates (a) a schematic cross section, and (b) a perspective view,

<sup>FIG. 5(a) is a schematic cross section and FIG. 5(b) is a perspective view showing</sup> (FIG. 5 indicates) an example of <sup>a</sup>semiconductor device in the other embodiment of the present invention, and);

indicates (a) a schematic cross section, and (b) a

perspective view,

*FIGs. 6(a) and 6(b) are illustrations*  
 FIG. 6 is a set of perspective views indicating a part  
*the* of manufacturing steps of <sup>a</sup>the semiconductor device [in the]

5 [other embodiment of] the present invention[.];

*FIG. 7(a) is a schematic cross section and FIG. 7(b) is a perspective view showing*  
 FIG. 7 indicates an example of semiconductor module

based on the present invention, and indicates (a) a

[schematic cross section, and (b) a perspective view,]

*FIG. 8 is a schematic cross section showing*  
 FIG. 8 is a schematic cross section indicating an  
 10 example of <sup>a</sup>semiconductor device <sup>representing</sup> [of] a comparative example[.];

*FIG. 9 is a schematic cross section showing*  
 FIG. 9 is a schematic cross section indicating an  
 example of <sup>a</sup>semiconductor device <sup>representing</sup> [of] a comparative example[.];

*FIG. 10 is a schematic cross section showing*  
 FIG. 10 is a schematic cross section indicating an  
 example of <sup>a</sup>semiconductor device <sup>representing</sup> [of] a comparative example[.];

15 and

*FIGs. 11(a) to 11(c) are diagrams showing*  
 FIG. 11 is a schematic illustration indicating the  
 arrangement of electrodes on the semiconductor chip used  
 in the present invention.

## 20 DETAILED DESCRIPTION OF THE EMBODIMENTS

Hereinafter, embodiments of the present invention <sup>will be</sup> (are) <sup>with reference to the</sup> explained in detail [referring] to drawings.

(Embodiment 1)

*FIGs. 1(a) to 1(c) illustrate in the manufacture of a*  
 25 FIG. 1 indicates manufacturing steps [of] semiconductor  
*representing* device [in] an embodiment of the present invention, and a  
 semiconductor device obtained by the manufacturing steps <sup>is shown in FIG. 1(c)</sup>

*FIGs. 1*  
 In accordance with the manufacturing steps of (a) ~ 1



(i), the semiconductor wafer and the semiconductor device of the present invention were prepared.

*In the step of FIG. 1*  
 5 (a) [As the insulating substrate <sup>a</sup>1], polyimide film (UB rex S: made by Ube Kosan Co.) [of] 50  $\mu$ m thick, whereon an epoxy group adhesive agent was applied, was used. <sup>as the insulating substrate 1</sup> Device holes were formed by punching <sup>in</sup> the insulating substrate 1. Electrolytic copper foil [of] 18  $\mu$ m thick was adhered to the polyimide film by heating and pressurizing with a roller at 150 °C. After applying photosensitive resist  
 10 (P-RS300S: made by Tokyo Ohka Co.) onto the electrolytic copper foil, <sup>it was</sup> baked at 90 °C for 30 minutes, and <sup>an</sup> [the] etching mask was prepared by exposing and developing <sup>a</sup> [the] pattern.

Then, the copper was etched with <sup>a</sup> ferric chloride aqueous solution (ferric chloride concentration is 40°  
 15 Baume: specific gravity; approximately 1.38) at 40 °C, and <sup>a</sup> a copper circuit was prepared by peeling off the resist. The circuit 2 was prepared by plating the circuit portion with electrolytic gold. As explained above, <sup>a</sup> [the] circuit 2 corresponding to respective [of plural] chip areas on the  
 20 semiconductor wafer was prepared.

*In the step of FIG. 1*  
 (b) <sup>a</sup> [An] adhesive varnish containing <sup>a</sup> non-volatile component 30 % ( bisphenol A type epoxy resin (EP1010: made by Yuka Shell Co.) was dissolved into a solvent, i.e. methylethylketone, <sup>a</sup> ortho-cresol novolak type phenol  
 25 hardener (H-1: made by Meiwa Kasei Co.) was added, and a catalyst (triphenylphosphine: made by Wako Jyunyaku Co.) was mixed) was applied onto one of <sup>the</sup> surfaces of <sup>a</sup> [the] porous body <sup>a</sup> 3(i) composed of polyimide non-woven cloth having three

dimensional network structure of  $150 \mu\text{m}$  and (dried) the  
*was then dried*  
 varnish. By adhering the circuit layer 2 prepared by the  
*of FIG 1*  
 manufacturing step (a) to the porous body 3 *using an* [via the] adhesive  
 agent by heating and pressurizing at  $120^\circ\text{C}$  for 5 seconds,

5 the substrate comprising the circuit layer was prepared.

*In the step of FIG 1*  
 1 (c) *the* [The] substrate, whereon the circuit layer was  
 formed, the adhesive agent 4, the semiconductor wafer 6,  
 and the wafer protecting film 7 were arranged as indicated  
 [in FIG. 1]. The substrate 1, whereon the circuit layer was  
 10 formed, and the electrode 5 on the wafer were adjusted *in* [their] *in*  
 position to match each other. As the semiconductor wafer  
 6, a semiconductor wafer *in diameter* [of] 4 inches and  $525 \mu\text{m}$  thick was  
 used.

The adhesive agent 4 and the wafer protecting film 7  
 15 were prepared by impregnating *an* [the] adhesive varnish  
 containing *a* non-volatile component 35 % ( biphenyl type  
 epoxy resin (YX-4000: made by Yuka Shell Co.) was  
 dissolved into a solvent, i.e. methylethylketone, *a*  
 ortho-cresol novolak type phenol hardener (H-1: made by  
 20 Meiwa Kasei Co.) was added, and *a* micro-filler having *a* primary  
 particle size of  $12 \text{ nm}$  (R974: made by Nippon Aero sol Co.)  
 and a catalyst (triphenylphosphine: made by Wako Jyunyaku  
 Co.) were mixed) into the polyimide non-woven cloth of  $30$   
 $\mu\text{m}$  and *was dried* (drying) the varnish.

*In the step of FIG 1*  
 25 1 (d) *after* [After] back grinding the rear plane of the  
 semiconductor wafer 6 to expose the silicon, the above  
 members were adhered to the rear plane of the wafer by  
 heating and pressurizing at  $120^\circ\text{C}$  for 5 seconds.

Furthermore, the members were cured by heating at 170 °C for 60 minutes.

*In the step of FIG. 1*  
 1(e), [The] via-holes 8 of 50  $\mu$ m in diameter were formed by <sup>a</sup>YAG laser (made by ESI Co., wavelength: 355 nm, peak power: 4 kW, energy: 200  $\mu$ j, pulse width: 50 ns).

*In the step of FIG. 1*  
 1(f) (The) <sup>the</sup>conductor portion 9 was formed by injecting conductive paste (GP913: made by Asahi Kasei Co.) into the via-holes 8 <sup>using</sup> [by] a printing method, and heating and curing <sup>the conductive paste</sup> at 170 °C for 40 minutes.

*In the step of FIG. 1*  
 10 1(g) (The) <sup>the</sup>external electrode 10 was formed by applying flux at solder ball connecting portions of the substrate 1, whereon the circuit layer was formed, placing <sup>a</sup>eutectic solder ball (Pb 63: Sn 37) of 0.6 mm [in] diameter thereon, and heating the solder ball by infrared re-flow heating at 240 °C for 5 seconds. Finally, marking was performed on the wafer protecting film 7 with an ink jet printer.

In accordance with the above manufacturing steps, the semiconductor wafer 6, whereon plural chip areas were formed as indicated in FIG. 2, was prepared. The amount of warp of the semiconductor wafer 6 was evaluated <sup>using a</sup> [by] film thickness measuring profilometer (dectac: made by ULVAC Co.).

*In the step of FIG. 1*  
 1(h) [In] <sup>in</sup>order to cut the semiconductor wafer 6, dicing tape (UE-111AJ: made by Nitto Denko Co.) was adhered onto the rear plane of the wafer protecting film 7. Then, a dicing saw [of] 200  $\mu$ m thick was attached to a dicer (DAD520: made by Disco Co.), and the substrate 1, whereon the circuit layer was formed, the adhesive agent 4, the semiconductor

wafer 6, and the wafer protecting film 7 were cut simultaneously <sup>on the</sup> [at a] same plane, so that the semiconductor device 17, obtained by cutting the semiconductor wafer 6, <sup>represent the smallest</sup> would [be an] operable [smallest] unit, i.e. the chip 64.

- 5 After cutting, the dicing tape was peeled off from the wafer protecting film.

FIG 1 shows the

- 1(i) <sup>as</sup> (The) semiconductor device 17 of the present invention <sup>by the steps</sup> (was) prepared (as) explained above. The semiconductor device 17 was mounted on a mounting substrate, and a temperature cycle test in the range from -55 °C to -125 °C was performed. As the mounting substrate, a copper clad glass cloth base epoxy laminate FR-4 (MC-E-67: made by Hitachi Kasei CO.) was used. Furthermore, a reflow test at 240 °C for 5 seconds was performed after absorbing moisture in an environment at 85 °C and a relative humidity of 85 % for 48 hours. An appearance test <sup>to detect</sup> (such as) <sup>a</sup> generation of chip crack and the like was performed after dropping the semiconductor device at a height of 1 meter on a glass plate [of] 5 mm thick.
- 20 Furthermore, the package area versus chip area was evaluated. The amount of warp of the package was also evaluated. The results are indicated in following Table 1.

Table 1

		Amount of warp of wafer( $\mu$ m)	Amount of warp of package( $\mu$ m)	Failure generation rate after 1000 cycles* <sup>1</sup> (Number of failures/number of tests)
5	E-1	$\leq 5 \mu$ m	$\leq 1 \mu$ m	0/100
	E-2	$\leq 5 \mu$ m	$\leq 1 \mu$ m	0/100
	E-3	$\leq 5 \mu$ m	$\leq 1 \mu$ m	0/100
	E-4	$\leq 5 \mu$ m	$\leq 1 \mu$ m	0/100
	E-5	$\leq 5 \mu$ m	$\leq 1 \mu$ m	0/100
10	E-6	$\leq 5 \mu$ m	$\leq 1 \mu$ m	0/100
	E-7	$\leq 5 \mu$ m	$\leq 1 \mu$ m	0/100
	E-8	$\leq 5 \mu$ m	$\leq 1 \mu$ m	0/100
	E-9	$\leq 5 \mu$ m	$\leq 1 \mu$ m	0/100
	E-10	$\leq 5 \mu$ m	$\leq 1 \mu$ m	0/100
15	E-11	$\leq 5 \mu$ m	$\leq 1 \mu$ m	0/100
	C-1	-	$5 \mu$ m	85/100
	C-2	-	$\leq 1 \mu$ m	20/100* <sup>3</sup>
	C-3	$20 \mu$ m	$5 \mu$ m	20/100

\*1: Number of breakage (failures) after 1000 cycles in the range from  $-55^\circ\text{C}$  to  $-125^\circ\text{C}$ .

\*2: Number of failures such as peeling, bubbling etc. during <sup>an</sup> infrared reflow test, after leaving <sup>the chip</sup> in <sup>an atmosphere of</sup> relative humidity <sup>of</sup> 85 % at  $85^\circ\text{C}$  for 166 hours.

\*3: Breakage failures between chip/circuit substrate.

\*4: Generation of breakage or cracks in <sup>a</sup>chip when dropping <sup>the chips</sup> from 1 meter high <sup>onto a</sup> (to) glass substrate [of] 5 cm thick was determined as <sup>a</sup> failure.

5

Table 1 (continued)

		Failure generation rate in reflow test* <sup>2</sup> (Number of failures/number of tests)	Failure generation rate in dropping test* <sup>4</sup> (Number of failures/number of tests)	Ratio of area (package area/chip area)
10	E-1	0/100	0/20	1
	E-2	0/100	0/20	1
15	E-3	0/100	0/20	1
	E-4	0/100	0/20	1
	E-5	0/100	0/20	1
	E-6	0/100	0/20	1
	E-7	0/100	0/20	1
20	E-8	0/100	0/20	1
	E-9	0/100	0/20	1
	E-10	0/100	0/20	1
	E-11	0/100	0/20	1
	C-1	90/100	0/20	1.44
25	C-2	0/100* <sup>3</sup>	8/20	1.2
	C-3	50/100	12/20	1

\*1: Number of breakage (failures) after 1000 cycles in the

range from -55 °C to -125 °C.

\*2: Number of failures such as peeling, bubbling etc.

during <sup>an</sup> infrared reflow test, after leaving <sup>the chip</sup> in <sup>an atmosphere of</sup> relative humidity <sup>of</sup> 85 % at 85 °C for 166 hours.

5 \*3: Breakage failures between chip/circuit substrate.

\*4: Generation of breakage or cracks in <sup>a</sup> chip when dropping <sup>the chip</sup> from 1 meter high <sup>onto a</sup> [to] glass substrate [of] 5 cm thick <sup>a</sup> was determined as <sup>a</sup> failure.

10 The semiconductor wafer 6 prepared in the present embodiment had a <sup>small</sup> warp [as small as] equal to or less than 5  $\mu$ m. The semiconductor device prepared in the present embodiment 17 had a small warp. The conductor portion can be made of a low coefficient of elasticity by connecting

15 the chip 64 to the circuit layer 2 with a conductive resin, and the semiconductor device is made superior particularly in thermal cycle resistance, in addition to the effect of the stress relaxing layer. In accordance with the porous stress relaxing layer, reflow failure in mounting is not

20 generated. The failure such as damage of the chip is not generated in the dropping test. The package size can be made <sup>the</sup> [as] same as the size of <sup>the</sup> chip. In accordance with the process of the present embodiment, the package can be made <sup>merely</sup> [only] <sup>so</sup> by dicing, and it is superior in mass producibility.

25

(Embodiment 2)

<sup>FIGs. 3(a) to 3(h) show</sup> <sup>in the manufacture of a</sup> <sup>representing another</sup> <sup>device</sup> [FIG. 3 indicates manufacturing] steps [of] semiconductor device [in the other] embodiment of the present invention,

and a semiconductor device obtained by the manufacturing steps is shown in FIG. 3(h).

In accordance with the manufacturing steps of FIGs 3 (a) ~ 3 (h), the semiconductor wafer 6 and the semiconductor device 17 of the present invention were prepared.

5 In the step of FIG. 3 (a) (The)<sup>a</sup> porous body 3 made of polytetrafluoroethylene having a three dimensional network structure of 150  $\mu\text{m}$ , which was prepared by a drawing method, the adhesive agent 4, the semiconductor wafer 8, and the wafer protecting film 7 were arranged as indicated in FIG. 3. (The)<sup>A</sup> semiconductor wafer 8 (of)<sup>which was</sup> 4 inches in diameter and 525  $\mu\text{m}$  in thickness, was used. The adhesive agent 4 and the wafer protecting film 7 were prepared by impregnating the adhesive varnish containing non-volatile component 35 % (biphenyl type epoxy resin (YX-4000: made by Yuka Shell Co.) was dissolved into a solvent, i.e. methylethylketone,<sup>an</sup> ortho-cresol novolak type phenol hardener (H-1: made by Meiwa Kasei Co.) was added, and<sup>a</sup> micro-filler having primary particle size of 12 nm (R974: made by Nippon Aero sol Co.) and a catalyst (triphenylphosphine: made by Wako Jyunyaku Co.) were mixed into the polytetrafluoroethylene sheet having a three dimensional structure of 30  $\mu\text{m}$  (i), and (drying) the varnish<sup>was dried</sup>. After back grinding the rear plane of the semiconductor wafer 6 so as to remove  $\text{SiO}_2$  and to expose<sup>the</sup> silicon, the above members were adhered by heating and pressurizing at 120 °C for 5 seconds. Furthermore, the members were cured by heating at 170 °C for 60 minutes.



In the step of FIG 3

1 (b) (The) via-holes 8 of 50  $\mu$ m in diameter were formed by YAG laser (made by ESI Co., wavelength: 355 nm, peak power: 4 kW, energy: 200  $\mu$ j, pulse width: 50 ns).

In the step of FIG. 3

2 (c) (The) plated<sup>a</sup> 12 was formed by immersing the  
5 semiconductor wafer, wherein the via-holes were formed in the porous body, backed by the wafer protecting film, into a plating solution at 70 °C to perform an electroless copper plating. Before plating, the semiconductor wafer was immersed into an acidic solution of<sup>a</sup> sensitizer (HS101B: made by Hitachi Kasei Co.) for treating<sup>a</sup> catalyst of catalytic electroless copper plating. The plating solution used had a composition of: copper sulfate heptahydrate; 0.04 mole/liter, ethylenediamine tetraacetic acid dihydrate; 0.1 mole/liter, glyoxylic  
15 acid; 0.03 mole/ liter, sodium hydroxide; 0.1 mole/liter, 2, 2'pyridyl; 0.0002 mole/liter, and polyethylene glycol; 0.03 mole/liter.

In the step of FIG 3

3 (d) (An) etching mask was prepared by applying photosensitive resist (P-RS300S: made by Tokyo Ohka Co.)  
20 onto the copper plated film, baking<sup>the resist</sup> at 90 °C for 30 minutes, and exposing and developing the pattern. Then, the copper was etched with ferric chloride aqueous solution (ferric chloride concentration is 40° Baume: specific gravity; approximately 1.38) at 40 °C, and<sup>a</sup> copper circuit was  
25 prepared by peeling off the resist. The circuit 2 was prepared by plating the circuit portion with electrolytic gold.

In the step of FIG 3

4 (e) (The) solder resist film 13, whereon lands for

external terminals were formed, was prepared using a photosensitive solder resist agent (PSR4000: made by Taiyo Ink Co.) on the circuit 2. The solder resist agent was applied onto the circuit side of the wafer by spin coating <sup>a</sup> and the agent was <sup>then exposed</sup> method, <sup>developed</sup> dried at 80 °C for 20 minutes, and <sup>then exposed</sup> [exposing] and [developing] to form the lands. Further, it was cured at 150 °C for 60 minutes.

*In the step of FIG. 3* <sup>a</sup> (f) [The] external electrode 10 was formed by applying flux at the land portions, placing <sup>a</sup> eutectic solder ball (Pb 63: Sn 37) [of] 0.6 mm in diameter thereon, and heating the solder ball by infrared re-flow heating at 240 °C for 5 seconds. Finally, marking was performed on the wafer protecting film 7 formed on the rear plane of the semiconductor wafer with an ink jet printer.

15 In accordance with the above manufacturing steps, the semiconductor wafer 6, whereon plural chip areas 62 were formed as indicated in FIG. 2, was prepared. The amount of warp of the semiconductor wafer 6 was evaluated <sup>using a</sup> (by) film thickness measuring profilometer (dectac: made by ULVAC

20 Co.).

*In the step of FIG. 3* <sup>in the wafer</sup> (g) [In] order to cut, dicing tape 120 was adhered onto the wafer protecting film 7. A dicing saw 11 <sup>which was</sup> [of] 200 μm thick, was attached to a dicer (DAD520: made by Disco Co.), and the substrate 1, whereon the circuit layer was formed, 25 the adhesive agent 4, the semiconductor wafer 6, and the wafer protecting film 7 were cut simultaneously <sup>on the</sup> (at a) same plane so that the semiconductor device 17, obtained by cutting the semiconductor wafer 6, would <sup>represent the smallest</sup> be an operable

[smallest] unit, i.e. the chip 64. After cutting, the dicing tape was peeled off from the wafer protecting film.

FIG 3

(h) <sup>shows the</sup> [The] semiconductor device 17 of the present invention <sup>as by the steps</sup> [was] prepared [as] explained above. The semiconductor device 17 was mounted on a mounting substrate, and a temperature cycle test in the range from -55 °C to -125 °C was performed. As the mounting substrate, a copper clad glass cloth base epoxy laminate FR-4 (MC-E-67: made by Hitachi Kasei CO.) was used. Furthermore, a reflow test at 240 °C for 5 seconds was performed after absorbing moisture in an environment at 85 °C and a relative humidity of 85 % for 48 hours. An appearance test <sup>to determine</sup> [such as] generation of <sup>a</sup> chip crack and the like was performed after dropping the semiconductor device at a height of 1 meter <sup>onto</sup> [on] a glass plate [of] 5 mm thick. Furthermore, the package area versus chip area was evaluated. The amount of warp of the package was also evaluated. The results are indicated in Table 1.

The semiconductor wafer 6 <sup>represented by</sup> [prepared in] the present embodiment had a <sup>small</sup> warp [as small as] equal to or less than 5  $\mu$ m. The semiconductor device prepared in the present embodiment 17 had a small warp, and the semiconductor device is superior particularly in thermal cycle resistance, because the stress relaxing layer is made of porous polytetrafluoroethylene having a low coefficient of elasticity. The semiconductor device does not generate <sup>a</sup> reflow failure <sup>during the</sup> [at] mounting operation, because it is a low humidity absorber. Because the chip can be connected

electrically with the circuit layer by forming the conductors at the via portions and the circuit layer simultaneously by plating, the semiconductor device of the present invention is superior in mass producibility.

5     <sup>A</sup>  
 [The] failure, such as damage <sup>to</sup> [of] the chip <sup>was</sup> [is], not generated in the dropping test. The package size can be made <sup>the</sup> [as] same as the size of <sup>the</sup> chip. In accordance with the process of the present embodiment, the package can be made <sup>merely</sup> [only] by dicing the semiconductor wafer of the present  
 10   embodiment, and the process is superior in mass producibility. In accordance with the process of the present embodiment, adjusting <sup>the</sup> locations of the circuit layer and the pads on the chip becomes unnecessary, and the manufacturing process can be simplified.

15

(Embodiment 3)

FIG. 4(a) and FIG. 4(b) <sup>show</sup> [indicate] a cross sectional view and a perspective view <sup>, respectively, a</sup> of <sup>representing another</sup> [the] semiconductor device [in the other] embodiment of the present invention,  
 20   [respectively]. The semiconductor device was obtained by the following manufacturing steps.

After forming the via-holes by the same process as the embodiment 2, copper film was formed on the inner wall of the via-holes and the surface of the porous body by a vacuum  
 25   deposition method. The subsequent processes were <sup>the used in</sup> [performed as] same as the previous embodiment to manufacture the semiconductor wafer 6 and the semiconductor device 17.

The semiconductor device 17 was mounted on a mounting

substrate, and a temperature cycle test in the range from -55 °C to -125 °C was performed. As the mounting substrate, a copper clad glass cloth base epoxy laminate FR-4 (MC-E-67: made by Hitachi Kasei CO.) was used.

5 Furthermore, a reflow test at 240 °C for 5 seconds was performed after absorbing moisture in an environment at 85 °C and a relative humidity of 85 % for 48 hours. An appearance test <sup>to detect</sup> [such as] generation of <sup>a</sup> chip crack and the like was performed after dropping the semiconductor device at a height of 1 meter <sup>onto</sup> [on] a glass plate <sup>of</sup> [of] 5 mm thick.

10 Furthermore, the package area versus chip area was evaluated. The amount of warp of the package was also evaluated. The results are indicated in Table 1.

The semiconductor wafer 6 <sup>of</sup> [prepared in] the present embodiment had a <sup>small</sup> warp [as small as] equal to or less than 5 μm. The semiconductor device 17 <sup>of</sup> [prepared in] the present embodiment had a small warp, and the semiconductor device is superior particularly in thermal cycle resistance, because the stress relaxing layer is made of porous

20 polytetrafluoroethylene having a low coefficient of elasticity. The semiconductor device does not generate <sup>a</sup> reflow failure <sup>during the</sup> [at] mounting operation, because it is a low humidity absorber. Because the conductive portions are formed by <sup>a</sup> [the] vapor deposition, <sup>the</sup> [the] conductive layer having

25 a high purity can be formed, and <sup>the</sup> electrical resistance is decreased. Therefore, the semiconductor can <sup>accommodate</sup> [correspond] <sup>A</sup> <sup>an</sup> (to) increasing <sup>speed</sup> (velocity) of <sup>operation</sup> electrical signals. <sup>was</sup> [The] failure, such as damage of the chip <sup>is</sup> [is] not generated in the dropping

test. Furthermore, the package size can be made <sup>the</sup> [as] same  
 as the size of the chip, and the package can be made <sup>merely</sup> [only]  
 by dicing the semiconductor wafer of the present embodiment.  
 Therefore, the process is superior in mass producibility.

5

(Embodiment 4)

FIG. 5(a) and FIG. 5(b) <sup>show</sup> [indicate] a cross sectional  
<sup>, respectively, a</sup>  
 view and a perspective view of <sup>a</sup> [the] semiconductor device  
<sup>representing another</sup>  
 [in the other] embodiment of the present invention,  
 10 [respectively]. The semiconductor device 17 was obtained  
 by the following manufacturing steps.

As the porous body 3, porous polyimide <sup>and</sup> [of] 120  $\mu$ m thick,  
 having a three dimensional network structure, which was  
 prepared by a layer transfer method, was used. As the  
 15 adhesive agent and the wafer protecting film,  
 thermoplastic polyimide (TP-D: made by Kaneka Co.) [of] 30  
 $\mu$ m thick was used, and the semiconductor wafer and the  
 semiconductor device were prepared by the same method as  
 the embodiment 1. However, heating and pressurization for  
 20 adhering layers was performed at 260 °C for one second.

The semiconductor device 17 was mounted on a mounting  
 substrate, and a temperature cycle test in the range from  
 -55 °C to -125 °C was performed. As the mounting  
 substrate, a copper clad glass cloth base epoxy laminate  
 25 FR-4 (MC-E-67: made by Hitachi Kasei CO.) was used.  
 Furthermore, a reflow test at 240 °C for 5 seconds was  
 performed after absorbing moisture in an environment at  
 85 °C and a relative humidity of 85 % for 48 hours. An

appearance test <sup>to detect</sup> [such as] <sup>a</sup> generation of chip crack and the like was performed after dropping the semiconductor device at a height of 1 meter <sup>onto</sup> [on] a glass plate <sup>of</sup> [of] 5 mm thick. Furthermore, the package area versus chip area was  
 5 evaluated. The amount of warp of the package was also evaluated. The results are indicated in Table 1.

The semiconductor wafer 6 prepared in the present embodiment had <sup>small</sup> a warp [as small as] equal to or less than 5  $\mu$ m. The semiconductor device 17 <sup>of</sup> [prepared in] the present  
 10 embodiment had a small warp. The semiconductor device is superior particularly in thermal cycle resistance, because the conductive portions could have a low coefficient of elasticity by connecting the chip to the circuit layer with <sup>a</sup> conductive resin, in addition to the  
 15 effect of the stress relaxing layer. The semiconductor device does not generate <sup>a</sup> reflow failure <sup>during the</sup> [at] mounting operation, because of the porous stress relaxing layer. <sup>A</sup> [The] failure, such as damage <sup>to</sup> [of] the chip <sup>was</sup> [is] not generated in the dropping test. Furthermore, the package size can  
 20 be made <sup>the</sup> [as] same as the size of the chip, and the package can be made <sup>merely</sup> [only] by dicing the semiconductor wafer of the present embodiment. Therefore, the process is superior in mass producibility.

25 (Embodiment 5)

<sup>A</sup> [The] semiconductor device 17, which was the same type <sup>(a)</sup> as indicated in FIG. 4, was prepared by the following manufacturing steps.

As the porous body 3, porous polyimide<sup>and</sup> [of] 120  $\mu$  m thick<sup>A</sup> having a three dimensional network structure, which was prepared by a layer transfer method, was used. As the adhesive agent and the wafer protecting film,<sup>a</sup>  
 5 thermoplastic polyimide (TP-D: made by Kaneka Co.) [of] 30  $\mu$  m thick was used, and the semiconductor wafer 6 and the semiconductor device 17 were prepared by the same method as the embodiment 2.

The semiconductor device 17 was mounted on a mounting  
 10 substrate, and a temperature cycle test in the range from -55 °C to -125 °C was performed. As the mounting substrate, a copper clad glass cloth base epoxy laminate FR-4 (MC-E-67: made by Hitachi Kasei CO.) was used. Furthermore, a reflow test at 240 °C for 5 seconds was  
 15 performed after absorbing moisture in an environment at 85 °C and a relative humidity of 85 % for 48 hours. An appearance test [such as] <sup>to detect</sup> generation of<sup>a</sup> chip crack and the like was performed after dropping the semiconductor device at a height of 1 meter <sup>onto</sup> [on] a glass plate [of] 5 mm thick.  
 20 Furthermore, the package area versus chip area was evaluated. The amount of warp of the package was also evaluated. The results are indicated in Table 1.

The semiconductor wafer 6 <sup>small</sup> [prepared in] <sup>of</sup> the present embodiment has a warp [as small as] equal to or less than  
 25 5  $\mu$  m. The semiconductor device 17 <sup>of</sup> [prepared in] the present embodiment has a small warp and superior thermal cycle resistance, and does not generate<sup>a</sup> reflow failure (at) <sup>during the</sup> mounting operation. Because the chip can be connected



electrically with the circuit layer by forming the conductors at the via portions and the circuit layer simultaneously by plating, the semiconductor device of the present invention is superior in mass producibility.

5     <sup>A</sup>  
 [The] failure, such as damage <sup>to</sup> [of] the chip <sup>was</sup> [is] not generated in the dropping test. The package size can be made <sup>the</sup> [as] same as the size of chip. In accordance with the process of the present embodiment, the package can be made <sup>merely</sup> [only] by dicing the semiconductor wafer of the present embodiment,  
 10 and the process is superior in mass producibility.

(Embodiment 6)

<sup>A</sup>  
 [The] semiconductor device 17, which was the same type as indicated in FIG. 4, <sup>(c)</sup> was prepared by the following  
 15 manufacturing steps.

As the porous body 3, porous polyimide [of] 120  $\mu$  m thick <sup>and</sup>, having a three dimensional network structure, which was prepared by a layer transfer method, was used. As the adhesive agent and the wafer protecting film,  
 20 thermoplastic polyimide (TP-D: made by Kaneka Co.) [of] 30  $\mu$  m thick was used, and the semiconductor wafer 6 and the semiconductor device 17 were prepared by the same method as the embodiment 3.

The semiconductor device 17 was mounted on a mounting  
 25 substrate, and a temperature cycle test in the range from -55 °C to -125 °C was performed. As the mounting substrate, a copper clad glass cloth base epoxy laminate FR-4 (MC-E-67: made by Hitachi Kasei CO.) was used.

Furthermore, a reflow test at 240 °C for 5 seconds was performed after absorbing moisture in an environment at 85 °C and a relative humidity of 85 % for 48 hours. An appearance test (such as) <sup>to detect</sup> generation of <sup>a</sup> chip crack and the like was performed after dropping the semiconductor device at a height of 1 meter <sup>onto</sup> [on] a glass plate [of] 5 mm thick. Furthermore, the package area versus chip area was evaluated. The amount of warp of the package was also evaluated. The results are indicated in Table 1.

10 The semiconductor wafer 6 [prepared in] <sup>of</sup> the present embodiment has a <sup>small</sup> warp [as small as] equal to or less than 5 μm. The semiconductor device 17 [prepared in] <sup>of</sup> the present embodiment has a small warp and superior thermal cycle resistance, and does not generate <sup>a</sup> reflow failure (at) <sup>during</sup> the mounting operation. Because the conductive portions are formed by <sup>a</sup> [the] vapor deposition, <sup>the</sup> [the] conductive layer having a high purity can be formed, and <sup>the</sup> electrical resistance is decreased. Therefore, the semiconductor can <sup>accommodate</sup> [correspond] <sup>an</sup> (to) increasing <sup>speed</sup> [velocity] of <sup>operation</sup> electrical signals. <sup>A</sup> [The] failure, such as damage <sup>to</sup> [of] the chip <sup>was</sup> [is] not generated in the dropping test. Furthermore, the package size can be made [as] <sup>the</sup> same as the size of the chip, and the package can be made <sup>only</sup> [only] <sup>manually</sup> by dicing the semiconductor wafer of the present embodiment. Therefore, the process is superior in mass producibility.

25

(Embodiment 7)

<sup>A</sup> [The] semiconductor device 17, which was the same type <sup>(a)</sup> as indicated in FIG. 5, <sup>was</sup> was prepared by the following

manufacturing steps.

The semiconductor wafer and the semiconductor device were prepared by the same method as the embodiment 1 using<sup>an</sup> alamide non-woven cloth (thermount: made by Du Pont Co. )  
 5 [of] 100  $\mu$  m thick as the porous body [3]; and a sheet made of rubber modified epoxy resin [of] 30  $\mu$  m thick as the adhesive agent and the wafer protecting film. The adhesive sheet was prepared by<sup>dissolving</sup> [applying] a varnish (biphenyl type epoxy resin (YX-4000: made by Yuka Shell Co.) [was]  
 10 [dissolved] into a solvent, i.e. methylethylketone,<sup>an</sup> ortho-cresol novolak type phenol hardener (H-1: made by Meiwa Kasei Co.) was added, and<sup>a</sup> micro-filler having<sup>a</sup> primary particle size of 12 nm (R974: made by Nippon Aero sol Co.), nitrile butadiene rubber (XER-91: made by Nihon Gosei  
 15 Rubber Co.), and a catalyst (triphenylphosphine: made by Wako Jyunyaku Co.) were mixed) onto<sup>a</sup> bed-film, and [drying]  
 the varnish.<sup>was dried</sup>

The semiconductor device 17 was mounted on a mounting substrate, and a temperature cycle test in the range from  
 20 -55 °C to -125 °C was performed. As the mounting substrate, a copper clad glass cloth base epoxy laminate FR-4 (MC-E-67: made by Hitachi Kasei CO.) was used. Furthermore, a reflow test at 240 °C for 5 seconds was performed after absorbing moisture in an environment at  
 25 85 °C and a relative humidity of 85 % for 48 hours. An appearance test<sup>to detect</sup> (such as)<sup>a</sup> generation of<sup>a</sup> chip crack and the like was performed after dropping the semiconductor device at a height of 1 meter<sup>onto</sup> (on) a glass plate [of] 5 mm thick.

Furthermore, the package area versus chip area was evaluated. The amount of warp of the package was also evaluated. The results are indicated in Table 1.

The semiconductor wafer 6 (prepared in<sup>d</sup>) the present embodiment has a <sup>small</sup>warp [as small as] equal to or less than 5  $\mu$ m. The semiconductor device 17 (prepared in<sup>d</sup>) the present embodiment has a small warp. The semiconductor device is superior particularly in thermal cycle resistance, because the conductive portions could have a low coefficient of elasticity by connecting the chip to the circuit layer with<sup>a</sup> conductive resin, in addition to the effect of the stress relaxing layer. The semiconductor device does not generate<sup>a</sup> reflow failure [at<sup>during the</sup>] mounting operation, because of the porous stress relaxing layer. (The)<sup>A</sup> failure, such as damage<sup>to</sup> (of) the chip [is<sup>was</sup>] not generated in the dropping test. Furthermore, the package size can be made [as<sup>the</sup>] same as the size of the chip, and the package can be made [only<sup>merely</sup>] by dicing the semiconductor wafer of the present embodiment. Therefore, the process is superior in mass producibility.

(Embodiment 8)

(The)<sup>A</sup> semiconductor device 17, which was the same type as indicated in FIG. 4<sup>(a)</sup>, was prepared by the following manufacturing steps.

The semiconductor wafer and the semiconductor device were prepared by the same method as the embodiment 2 using alamide non-woven cloth (thermount: made by Du Pont Co. )

[of] 100  $\mu$ m thick as the porous body<sup>[i]</sup> and a sheet made of rubber modified epoxy resin [of] 30  $\mu$ m thick as the adhesive agent and the wafer protecting film. The adhesive sheet was prepared by applying a varnish (biphenyl type epoxy resin (YX-4000: made by Yuka Shell Co.) was dissolved into a solvent, i.e. methylethylketone,<sup>an</sup> ortho-cresol novolak type phenol hardener (H-1: made by Meiwa Kasei Co.) was added, and<sup>a</sup> micro-filler having<sup>a</sup> primary particle size of 12 nm (R974: made by Nippon Aero sol Co.), nitrile butadiene rubber (XER-91: made by Nihon Gosei Rubber Co.), and a catalyst (triphenylphosphine: made by Wako Jyunyaku Co.) were mixed) onto<sup>a</sup> bed-film, and (drying) the varnish<sup>was dried</sup>.

The semiconductor device 17 was mounted on a mounting substrate, and a temperature cycle test in the range from -55 °C to -125 °C was performed. As the mounting substrate, a copper clad glass cloth base epoxy laminate FR-4 (MC-E-67: made by Hitachi Kasei CO.) was used. Furthermore, a reflow test at 240 °C for 5 seconds was performed after absorbing moisture in an environment at 85 °C and a relative humidity of 85 % for 48 hours. An appearance test<sup>to detect</sup> [such as] generation of<sup>a</sup> chip crack and the like was performed after dropping the semiconductor device at a height of 1 meter<sup>onto</sup> [on] a glass plate [of] 5 mm thick. Furthermore, the package area versus chip area was evaluated. The amount of warp of the package was also evaluated. The results are indicated in Table 1.

The semiconductor wafer 6 [prepared in]<sup>d</sup> the present embodiment has a<sup>small</sup> warp (as small as) equal to or less than

5  $\mu$ m. The semiconductor device 17<sup>1</sup> prepared in the present embodiment has a small warp,<sup>a</sup> superior thermal cycle resistance, and does not generate<sup>a</sup> reflow failure [at]<sup>1</sup> during the mounting operation. [The]<sup>A</sup> failure, such as damage<sup>to</sup> of the chip<sup>was</sup> is not generated in the dropping test. Furthermore, the package size can be made [as]<sup>the</sup> same as the size of the chip, and the package can be made [only]<sup>merely</sup> by dicing the semiconductor wafer of the present embodiment. Therefore, the process is superior in mass producibility.

10

(Embodiment 9)

[The]<sup>A</sup> semiconductor device 17, which was the same type as indicated in FIG. 4,<sup>(a)</sup> was prepared by the following manufacturing steps.

15 The semiconductor wafer and the semiconductor device were prepared by the same method as the embodiment 3 using alamide non-woven cloth (thermount: made by Du Pont Co. ) [of] 100  $\mu$ m thick as the porous body<sup>(j)</sup> and a sheet made of rubber modified epoxy resin [of] 30  $\mu$ m thick as the adhesive agent and the wafer protecting film. The adhesive sheet was prepared by applying a varnish (biphenyl type epoxy resin (YX-4000: made by Yuka Shell Co.) was dissolved into a solvent, i.e. methylethylketone,<sup>an</sup> ortho-cresol novolak type phenol hardener (H-1: made by Meiwa Kasei Co.) was added, and<sup>a</sup> micro-filler having<sup>a</sup> primary particle size of 25 12 nm (R974: made by Nippon Aero sol Co.), nitrile butadiene rubber (XER-91: made by Nihon Gosei Rubber Co.), and a catalyst (triphenylphosphine: made by Wako Jyunyaku Co.)

were mixed) onto bed-film, and <sup>was dried</sup> (drying) the varnish.

The semiconductor device 17 was mounted on a mounting substrate, and a temperature cycle test in the range from -55 °C to -125 °C was performed. As the mounting  
5 substrate, a copper clad glass cloth base epoxy laminate FR-4 (MC-E-67: made by Hitachi Kasei CO.) was used. Furthermore, a reflow test at 240 °C for 5 seconds was performed after absorbing moisture in an environment at 85 °C and a relative humidity of 85 % for 48 hours. An  
10 appearance test such as generation of <sup>a</sup> chip crack and the like was performed after dropping the semiconductor device at a height of 1 meter <sup>onto</sup> [on] a glass plate [of] 5 mm thick. Furthermore, the package area versus chip area was evaluated. The amount of warp of the package was also  
15 evaluated. The results are indicated in Table 1.

The semiconductor wafer 6 <sup>1</sup> [prepared in] the present embodiment has <sup>small</sup> a warp [as small as] equal to or less than 5  $\mu$ m. The semiconductor device 17 <sup>1</sup> [prepared in] the present embodiment has a small warp, <sup>a</sup> superior thermal cycle  
20 resistance, and does not generate <sup>a</sup> reflow failure [at] <sup>during the</sup> mounting operation. Because the conductive portions are formed by <sup>a</sup> [the] vapor deposition, <sup>the</sup> [the] conductive layer having a high purity can be formed, and <sup>a</sup> electrical resistance is decreased. Therefore, the semiconductor can <sup>accommodate</sup> [correspond] <sup>A</sup>  
25 <sup>an</sup> [to] increasing <sup>speed</sup> [velocity] of <sup>operation</sup> [electrical signals]. <sup>A</sup> [The] failure, such as damage <sup>to</sup> [of] the chip <sup>was</sup> [is] not generated in the dropping test. Furthermore, the package size can be made <sup>the</sup> [as] same as the size of the chip, and the package can be made <sup>only</sup> [only] <sup>mainly</sup>

by dicing the semiconductor wafer of the present embodiment. Therefore, the process is superior in mass producibility.

(Embodiment 10)

5     <sup>A</sup>  
 (The) semiconductor device 17, which was the same type as indicated in FIG. 4, <sup>(a)</sup> was prepared by the following manufacturing steps.

The porous body portions 15 made of porous polytetrafluoroethylene were adhered to the portions <sup>of the semiconductor wafer 6</sup> ~~(6)~~ where the electrodes <sup>do exist</sup> ~~were not~~ existing on the wafer, of ~~(the semiconductor wafer 6)~~ by heating and pressurizing at 120 °C for 5 seconds. Simultaneously, the wafer protecting film 7, which was as same as the protecting film in the embodiment 1, was adhered to the rear plane of the

10     wafer. Subsequently, the semiconductor wafer was prepared by screen-printing the photosensitive material portions 14 using <sup>a</sup> (the) photosensitive resin (BL-9500: made by Hitachi Kasei Co.) onto the electrodes 5 on the wafer, and drying at 80 °C for 10 minutes.

20     After forming the via-holes by exposing and developing the photosensitive portions, curing was performed at 180 °C for 2 hours. Subsequently, the semiconductor wafer 6 and the semiconductor device 17 were prepared by the same process as the embodiment 2.

25     The semiconductor device 17 was mounted on a mounting substrate, and a temperature cycle test in the range from -55 °C to -125 °C was performed. As the mounting substrate, a copper clad glass cloth base epoxy laminate



FR-4 (MC-E-67: made by Hitachi Kasei CO.) was used. Furthermore, a reflow test at 240 °C for 5 seconds was performed after absorbing moisture in an environment at 85 °C and a relative humidity of 85 % for 48 hours. An appearance test (such as <sup>to detect</sup> generation of <sup>a</sup> chip crack and the like was performed after dropping the semiconductor device at a height of 1 meter <sup>onto</sup> (on) a glass plate (of) 5 mm thick. Furthermore, the package area versus chip area was evaluated. The amount of warp of the package was also  
 10 evaluated. The results are indicated in Table 1.

The semiconductor wafer 6 (prepared in <sup>the</sup> present embodiment has a <sup>small</sup> warp (as small as) equal to or less than 5  $\mu$ m. The semiconductor device 17 (prepared in <sup>of</sup> the present embodiment has a small warp. The semiconductor  
 15 device is superior particularly in thermal cycle resistance, because the stress relaxing layer is formed of porous polytetrafluoroethylene having a low coefficient of elasticity, and does not generate <sup>a</sup> reflow failure <sup>during the</sup> (at) mounting operation, because of <sup>the</sup> low humidity  
 20 absorbing rate. (The) failure, such as damage (of) the chip <sup>was</sup> (is) not generated in the dropping test. Furthermore, the package size can be made <sup>the</sup> (as) same as the size of the chip, and the package can be made <sup>merely</sup> (only) by dicing the semiconductor wafer of the present embodiment. Therefore, the process  
 25 is superior in mass producibility.

(Embodiment 11)

<sup>A</sup> (The) semiconductor device 17, which was the same type

as indicated in FIG. 4<sup>(a)</sup>, was prepared by the following manufacturing steps.

The semiconductor wafer was prepared by the steps of:  
 arranging porous body portions made of porous polyimide  
 5 having a three dimensional network structure (of) 150  $\mu$   
<sup>thick</sup> <sup>a</sup> ~~my~~ whereon a thermoplastic polyimide adhesive layer for  
 adhering to the semiconductor wafer was formed, on the  
 portions of the semiconductor wafer 6<sup>(1)</sup> where ~~(the)~~ electrodes  
 on the wafer <sup>do</sup> ~~(were)~~ <sup>exist</sup> not ~~(existing)~~; arranging the anisotropic  
 10 conductive portions 16 on the electrodes on the wafer using  
 anisotropic conductive film (ASMAT: made by Nitto Denko  
 CO.); and heating and pressurizing. Simultaneously, the  
 wafer protecting film 7 made of thermoplastic polyimide  
 was adhered to the rear plane of the wafer. Subsequently,  
 15 the semiconductor wafer 6 and the semiconductor device 17  
 were prepared by the same process as the embodiment 2.

The semiconductor device 17 was mounted on a mounting  
 substrate, and a temperature cycle test in the range from  
 -55 °C to -125 °C was performed. As the mounting  
 20 substrate, a copper clad glass cloth base epoxy laminate  
 FR-4 (MC-E-67: made by Hitachi Kasei CO.) was used.  
 Furthermore, a reflow test at 240 °C for 5 seconds was  
 performed after absorbing moisture in an environment at  
 relative humidity 85 % for 48 hours. An appearance test  
 25 <sup>to detect</sup> ~~(such as)~~ <sup>a</sup> generation of chip crack and the like was performed  
 after dropping the semiconductor device at a height of 1  
 meter <sup>onto</sup> ~~(on)~~ a glass plate of 5 mm thick. Furthermore, the  
 package area versus chip area was evaluated. The amount

of warp of the package was also evaluated. The results are indicated in Table 1.

The semiconductor wafer 6 [prepared in] <sup>1</sup>the present embodiment has a <sup>small</sup>warp [as small as] equal to or less than 5  $\mu$ m. The semiconductor device 17 [prepared in] <sup>1</sup>the present embodiment has a small warp. The semiconductor device is superior particularly in thermal cycle resistance by a synergistic effect with the effect of the stress relaxing layer, because making the conductive portion have a low coefficient of elasticity becomes possible by forming the conductive portion between the chip and the circuit layer with an anisotropic conductive material. <sup>A</sup>The reflow failure <sup>is not generated during the</sup> (a) mounting operation <sup>(is not)</sup> (generated), because of the porous stress relaxing layer. <sup>A</sup>The failure, such as damage <sup>to</sup> (b) the chip <sup>was</sup> (is) not generated in the dropping test. Furthermore, the package size can be made <sup>the</sup> (as) same as the size of the chip, and the package can be made <sup>merely</sup> (only) by dicing the semiconductor wafer of the present embodiment. Therefore, the process is superior in mass producibility.

(Embodiment 12)

A cross sectional view and a perspective view <sup>, respectively,</sup> of the semiconductor module of the present invention are indicated in FIG. 7 (a) and (b) <sup>, respectively,</sup>. The semiconductor module of the present invention was manufactured by the following process.

The semiconductor devices 17 prepared in the

embodiment 1 and the embodiment 2 were mounted on designated portions of a <sup>built</sup> [build]-up mounting substrate having four layered circuits via flux, and <sup>the assembly was</sup> treated for reflow at 240 °C for 3 seconds.

- 5 The semiconductor module <sup>of</sup> [prepared in] the present embodiment <sup>did</sup> [does] not generate any failure at the reflow process in a mounting operation. No failure <sup>was</sup> [is] generated in the temperature cycle test.

- 10 (Comparative example 1) <sup>as illustrated</sup>  
<sup>A</sup> [The] semiconductor device <sup>then</sup> [indicated] in FIG. 8, was prepared by the following process <sup>(1)</sup> and <sup>then</sup> evaluated.

After forming the circuit layer by the same method as the embodiment 1, the semiconductor chip 20 was adhered  
 15 to the circuit layer with <sup>a</sup> die bonding agent 19. Then, the circuit layer was connected electrically to the chip with <sup>a</sup> gold wire 21 using ultrasonic waves. The connecting portion of the chip and the circuit layer was resin-sealed  
 by <sup>a</sup> transfer molding method using an epoxy group sealing  
 20 agent. Finally, the semiconductor device was completed by forming the external terminals.

The semiconductor device was mounted on a mounting substrate, and a temperature cycle test in the range from -55 °C to -125 °C was performed. As the mounting  
 25 substrate, a copper clad glass cloth base epoxy laminate FR-4 (MC-E-67: made by Hitachi Kasei CO.) was used. Furthermore, a reflow test at 240 °C for 5 seconds was performed after absorbing moisture in an environment at

85 °C and a relative humidity of 85 % for 48 hours. An appearance test <sup>to detect</sup> <sup>a</sup> (such as) generation of chip crack and the like was performed after dropping the semiconductor device at a height of 1 meter <sup>onto</sup> (on) a glass plate (of) 5 mm thick.

5 Furthermore, the package area versus chip area was evaluated. The amount of warp of the package was also evaluated. The results are indicated in Table 1.

In case of the present comparative example, the <sup>amount of</sup> warp of the package <sup>was</sup> (is) large, because the sealing portion is  
 10 only on one side of the substrate. Breakage failure (is) <sup>occurred</sup> (generated) in the temperature cycle test, because no stress relaxing layer exists. Reflow failure <sup>was</sup> (is) generated, because no porous structure for releasing steam exists. The package size becomes larger than the size of the chip,  
 15 because the chip is connected to the circuit by wire bonding.

(Comparative example 2)

(The) <sup>A</sup> semiconductor device <sup>, as illustrated</sup> (indicated) in FIG. 9, was  
 20 prepared by the following process <sup>then</sup> (, ) and evaluated.

After forming the circuit layer by the same method as the embodiment 1, a relaxing layer was formed thereon by a printing method using <sup>a</sup> silicone group rubber. A silicone group adhesive agent was applied onto the relaxing layer  
 25 23, and the semiconductor chip was adhered <sup>thereto</sup>. The <sup>reference numeral</sup> (numerical) (mark) 26 indicates a gold plated lead. After bonding the chip and the circuit layer <sup>using</sup> (by) ultrasonic waves, the bonding portion was sealed with a silicone group sealing agent 22.

Finally, the semiconductor device was completed by forming the external terminals.

The semiconductor device was mounted on a mounting substrate, and a temperature cycle test in the range from  
 5 -55 °C to -125 °C was performed. As the mounting substrate, a copper clad glass cloth base epoxy laminate FR-4 (MC-E-67: made by Hitachi Kasei CO.) was used. Furthermore, a reflow test at 240 °C for 5 seconds was performed after absorbing moisture in an environment at  
 10 85 °C and a relative humidity of 85 % for 48 hours. An appearance test (such as <sup>to detect</sup> generation of <sup>a</sup> chip crack and the like was performed after dropping the semiconductor device at a height of 1 meter <sup>onto</sup> a glass plate <sup>(of)</sup> 5 mm thick. Furthermore, the package area versus chip area was  
 15 evaluated. The amount of warp of the package was also evaluated. The results are indicated in Table 1.

In case of the present comparative example, <sup>a</sup> breakage failure <sup>occurred</sup> [was generated] in the temperature cycle test, because stresses were concentrated to the lead portion  
 20 connecting the chip and the circuit layer by deformation of <sup>the</sup> elastomer layer during the temperature cycle test owing to <sup>the use of a</sup> (using the) silicone group material for the stress relaxing layer. Failures, such as chip cracks and <sup>other problems,</sup> [others] <sup>^</sup> were generated by the dropping test, because no protecting  
 25 film was provided <sup>at</sup> to the rear plane of the chip. The package size <sup>was</sup> [becomes] larger than the size of the chip, because the lead sealing portion <sup>was</sup> [is] larger than the chip.

(Comparative example 3)

(The)<sup>A</sup> semiconductor device<sup>, as illustrated</sup> [indicated] in FIG. 10, was prepared by the following process<sup>then</sup> and evaluated.

Plating bumps 24 are formed at the electrode portions  
 5 of the semiconductor wafer. <sup>The position</sup> (Position) of the semiconductor wafer is adjusted to match <sup>the position of</sup> (with) an epoxy group circuit substrate 25 having the same size as the semiconductor wafer, and the semiconductor wafer is connected electrically to the circuit substrate via the  
 10 plating <sup>bumps</sup> (bump) 24. A liquid epoxy group sealing agent 22 is filled into an interval between the circuit substrate, and the semiconductor wafer, and <sup>is then</sup> cured. After forming the external electrodes 10 on the circuit substrate 25, the semiconductor device was prepared by dicing the  
 15 semiconductor wafer.

The semiconductor device was mounted on a mounting substrate, and a temperature cycle test in the range from -55 °C to -125 °C was performed. As the mounting substrate, a copper clad glass cloth base epoxy laminate  
 20 FR-4 (MC-E-67: made by Hitachi Kasei CO.) was used. Furthermore, a reflow test at 240 °C for 5 seconds was performed after absorbing moisture in an environment at 85 °C and a relative humidity of 85 % for 48 hours. An appearance test <sup>to detect</sup> (such as) <sup>a</sup> generation of chip crack and the  
 25 like was performed after dropping the semiconductor device at a height of 1 meter <sup>onto</sup> (on) a glass plate (of) 5 mm thick. Furthermore, the package area versus chip area was evaluated. The amount of warp of the package was also

evaluated. The results are indicated in Table 1.

In case of the present comparative example, the <sup>amounts of</sup> warp of the wafer and the package were large, because the protecting film was not provided onto the rear plane of the chip, and failures, such as chip cracks and <sup>other problems,</sup> ~~others~~ were generated by the dropping test. Breakage failures ~~were~~ <sup>occurred during</sup> generated in the temperature cycle test, because no stress relaxing film was provided. Failures were generated in the reflow operation, because the sealing portion does not have <sup>a</sup> ~~the~~ porous structure for releasing pressure.

In accordance with the semiconductor devices of the present invention, <sup>as</sup> explained in ~~(respective of)~~ the previous embodiments, the failure generation rate at 1000 cycles is low in comparison with the semiconductor devices of the comparative examples 1 ~~(2)~~ and 3, because the stress generated in the external terminals is small <sup>due to</sup> ~~(by)~~ the presence of the stress relaxing layer. Because ~~(the)~~ <sup>a</sup> porous body is used as ~~(the)~~ <sup>a</sup> stress relaxing layer, failure <sup>during</sup> ~~(at)~~ the mounting reflow <sup>does</sup> ~~(is)~~ not <sup>occur</sup> ~~generated~~. On account of the presence of the protecting film at the rear plane of the semiconductor chip, the <sup>amount of</sup> warp of the package is small in comparison with the comparative examples 1 and 3. Furthermore, in comparison with the comparative examples 1 and 3, the failure generating rate <sup>due to</sup> ~~(by)~~ damages, cracks, and the like <sup>occurring</sup> in the dropping test is small. <sup>any difference in</sup> ~~(The)~~ package area <sup>relative</sup> to the chip area is small in comparison with the comparative examples 1 and 2, because the semiconductor wafer, the stress relaxing layer, and the circuit layer are cut



simultaneously along the same plane to<sup>form</sup> respective units.

The semiconductor device of the present invention comprises a stress relaxing layer between the external terminals and the chip, and an organic protecting film<sup>is</sup> formed on the rear plane of the chip. Therefore, the<sup>amount of</sup> warp of the semiconductor device is small, and<sup>damage to the</sup> damages at edge<sup>portions</sup> of the chip and cracks are scarcely generated<sup>is during</sup> (in) the dropping test.

The semiconductor device of the present invention<sup>use of a</sup> comprises the porous stress relaxing layer between the external terminals and the chip. Therefore, breakage at the external terminals<sup>during the</sup> (by) temperature cycle test after mounting<sup>occurs</sup> (is) scarcely generated.

Because the stress relaxing layer comprises a three<sup>time of</sup> dimensional network structure, steam generated at the mounting reflow can be released outside the semiconductor device through the core layer, and swelling and breakage of the substrate, whereon the<sup>circuits</sup> (circuit) are formed, are seldom generated<sup>during</sup> (at) the mounting reflow operation.

In accordance with the manufacturing steps of the semiconductor device of the present invention, the package size is<sup>the</sup> (as) same as the size of the chip, because the assembling operation can be performed simultaneously for<sup>a</sup> (the) wafer unit. Therefore, the manufacturing method of the present invention<sup>has an</sup> (is) advantageous (in) mass<sup>a</sup> producibility.

In accordance with the semiconductor wafer of the present invention, (the)<sup>a</sup> semiconductor device having a high

reliability can be manufactured by mass production. The semiconductor module of the present invention has a high reliability, because the semiconductor device of the present invention is mounted.